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Abstract 
An infinite sequence F = { f”}z= 1 of one-output Boolean functions with the following two 
properties is constructed: 
(1) fn can be computed by a Boolean circuit with O(n) gates. 
(2) For any positive, nondecreasing, and unbounded function h : N + R, each Boolean circuit 
having an m/h(m) separator requires a nonlinear number Q(nh(n)) of gates to computef, (e.g., 
each planar Boolean circuit requires Q(n’) gates to computef,). 
Thus, one can say that f” has linear combinational complexity and a nonlinear practical 
combinational complexity because the constant-degree parallel architectures used in practice 
have separators in O(m/log, m). 
1. Introduction 
One of the most challenging problems in complexity theory is to prove a nonlinear 
lower bound on the combinational complexity (the number of gates in Boolean 
circuits) of a specific Boolean function. The highest lower bounds are only linear 
ones (for the base of all Boolean functions of two variables in [2,5,6,11,21,24], 
for some special complete bases in [22,24,27]) despite the well-known fact that 
almost all Boolean funGiions of n variables require Q(2”/n) combinational complexity 
[17,26]. 
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One attempt to attack this challenging problem has been in the development and 
application of the information transfer technique (communication complexity) (see, 
for instance [1,7-9,13,16,20,28,29,3 l] ). This technique has been successfully applied 
for proving lower bounds on the number of gates of planar Boolean circuits and the 
layout area of Boolean circuits, using the Planar Separator Theorem of Lipton and 
Tarjan [14]. One extension of the application for planar circuits was made in [lo], 
where it has been shown that each unbounded fan-in, fan-out Boolean circuit with 
a O(&) vertex-separator for an a < 1 must have fi(n”‘) processors (gates) to compute 
some specific one-output Boolean functions. The above-mentioned result has led to 
the formulation of the following two research problems. 
1. To improve the result proved in [lo] by proving a nonlinear lower bound on the 
number of gates of Boolean circuits with O(m/f(m)) separators for some functions 
f(m) increasing slower than m” for any a > 0. 
2. To decide whether there exists a one-output Boolean function with a linear 
combinational complexity and a nonlinear “practical” combinational complexity, 
where the practical combinational complexity of a Boolean functionfis the minimum 
over the combinational complexities of all Boolean circuits with sublinear separators 
computing J: 
The importance of problem 2 (for which the positive answer is expected) consists in 
the fact that the existence of such a Boolean function implies that a strongly connected 
topology (for example, magnifiers [4]) brings additional computing power to circuits 
(parallel architectures). On the other hand the existence of such a Boolean function 
also means that there are functions which are theoretically easy to compute (with 
a linear number of gates) but which are not easy (a nonlinear number of gates is 
required) for any parallel architecture currently used, because the circuits and the 
architectures used in practice usually have separators in O(m/log m). 
The main result of this paper gives the solution of both problems 1 and 2 by 
constructing an infinite sequence F = {J.}.“= 1of one-output Boolean functions with 
the following two properties: 
(i) fn can be computed by a Boolean circuit with O(n) gates, i.e. { fn}.“= 1 has a linear 
combinational complexity, 
(ii) for any positive, nondecreasing and unbounded function h: N --) R, each 
Boolean circuit having an m/h(m) separator equires a nonlinear number Q(n . h(n)) of 
gates to compute f.. 
An interesting consequence of this result is that we construct a function with a 
linear combinational complexity and a quadratic planar complexity (see [18,19,30, 
p. 3443 for the definition of planar Boolean circuits and [15] for the fact that planar 
graphs of m nodes have O(6) separators). Moreover this result explicitly shows the 
limit of information transfer techniques [8,10,13,15,16,23,31] for proving circuit 
lower bounds. 
This paper is organized as follows. In the next section we give the construction of 
a special sequence of Boolean functions F with linear communication complexity. In 
Section 3 it is shown that F has linear combinational complexity (i.e. that F has the 
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property (i)). The lower bound (ii) for computing F = { f,}r= 1 is proved in Section 
4 by showing that each Boolean function with linear communication complexity 
requires a nonlinear number of gates to be computed by Boolean circuits with 
sublinear separators. 
2. Construction of F 
To construct F = { f.}z= I we use a result of several authors (see, for example [4]) 
providing a constructive proof of the magnifiers among 3-regular graphs. Thus, we 
can assume that there are a positive constant c and an algorithm which for a given 
even positive integer n > 6 constructs a graph G, = (V,,, E,) with the following three 
properties: 
(i) G, is a 3-regular graph, 
(ii) 1 V,I = n, 
(iii) For each X E V,, 1 X 1 < n/2 there are at least c. 1 X 1 edges between the vertices 
in X and the vertices in V, - X. 
Now, we use a construction similar to the construction of Lipton and Sedgewick 
[13] in order to construct fn: (0, l}“+ {0, l} from G,. We note that each 3-regular 
graph with at least six vertices is 3-colourable (Brook’s Theorem [3]) which is used for 
the following construction. 
The construction off” from G, = (V,, E,) is done in the following four steps. 
1. Denote the n vertices of G, by n variables x1, x2, . . . , x, in an arbitrary way. _-- 
2. Colour the vertices of G, using 3 colours 1,2,3 by giving a function 
h : V, + { 1,2,3} with the property h(r) # h(s) for each (I, s) E E,. 
3. For all i, j E { 1,2,3}, i < j, define 
M&j) = A (u v fl), 
(u3U)EEz.j 
where 
Ei,j= {(u,u)I(u,~)EE, A h(u) = TA h(v) = J}. 
4. Dehnef,(xr, . . . ,x,) =fn(L2)(xr, . . . ,x,) vfn(L3)(x1, . . ..x.) vfn(2,3)(x1, . . . ,x,). 
Note, thatf, is a monotone function. We have definedf, only for even n, but one can 
extend the definition for odd n’s in several distinct ways. For instance, 
fn+1(x1,...,x,+1)=f.(x1,...,x,) v x,+1. 
Now, we shall show that the functionf, constructed in the way described above has 
linear information content. We shall use this fact later to show that a nonlinear 
number of gates is required to compute F on circuits with sublinear separators. 
We give the definition of Ullman [29] to explain what ‘tf, has the information 
content I(fJ)me Let X = {x1, . . . , x,},andletP,={II,=(X,,X,)IX,nX,= 
8, X = X, u X,, Ln/3 J d [XL1 < /X,1} be the set of all almost balanced partitions ZI, 
of X. For each word a = ala2 . . . a, E (0, l}” and for each almost balanced partition 
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II, = ({xii, Xi23 . . . ) xi,}, {xjl, xj2, . . . , xj,}) (note that r + s = n), rIx(a, L) = 
ai, ai* . . . air) nx(a, R) = aj, Uj* . . . Ujs, and n, ‘(nx(a, L), nx(a, R)) denotes the original 
word a. A fooling set for I7, and fn is any set S( ZZ,, fn) G (0, 11" having the following 
two properties: 
1. For every two words a, b E S(ZI,,f,) : f,(a) =f,(b). 
2. For every two words a, b E S(17,,fn): 
.L@) #fn(n,‘(n,(a,L),n,(b,R))) or f,(a) #.MK’(Mb~~), R&R))). 
The information content off. according to IZ, is 
I(&&) = ~0g2Wx{IWx~f,)I IWxJJ 
E (0, l}” is a fooling set for ZI, and f”}). 
The information content off” is 
I(fn) = min{l(flx, n)lh E Px>. 
The information content of languages (sequences of Boolean functions) was success- 
fully used to prove lower bounds on the area complexity and on the area-time squared 
complexity of VLSI circuits. We note that the detailed description of information 
content as a complexity measure and its relation to communication complexity and to 
other complexity measures for VLSI computations can be found in [S, 9,291. 
Now, let us show that the information content I(h) offn constructed from the graph 
G, = (I’,,,&) is in n(n). Let Dx = (X,,X,) be an almost balanced partition of 
x = (Xl, . ..) x”), n > lOOOO.c-‘. 
Let E,(Z7,) = E, n (XL xX,). Obviously, the property (iii) of G, implies that 
447,) B c.Ln/3 j. N ow, we can assume there are i,j E { 1,2,3), i # j, such that the 
number d(n) of edges (x,,, 4, . . . , (xld,,,,, x,,,,, ) leading between X, and X, and 
coloured by the colours rand J(either x,~ is coloured by ? and x,~ by ~~for each 
kE{l,...,d(n)} or x,, is coloured by Jo and x,, is coloured by T for each 
ke (1, . . . . d(n)}) is at least c .Ln/3J/6. Thus, we can write 
d(n) 
Sri(U) = A (x,, v x+) ~fA(ij), 
k=l 
wh=fb(i,j) = A\(u,v)E~,.,(u v 0) for ii,j = Ei.j - {(x,~,x,~), . . . y(~ld,n,,~Sd,n,)}. 
Set 4 = (x,, , . . . , xllr,,) E (X,)d’“’ and AR F (x,, , . , . , So,,,,) E (X,)d(“). Let 
X, E X,(X, c X,) be the set of all distinct variables in the vector AL(AR). Let 
xl, s XL and xl, G X, be subsets of the set of input variables uch that for Vx, z E XL, 
Vy, w E XX ((x, y) E E,(II,) and (z, w) E E,(ll,)) implies that (x, w) 4 E,(17,) and 
(z, y) 4 E,(II,). (Note, that Xi and Xk are chosen in such a way that the subgraph 
spanned by XL u Xx consists of independent edges.) Taking xl, and Xi as large as 
possible we have b(n) = IX;1 = lXzl > d(n)/13 > c.Ln/3 J/78. (To see this consider 
the situation when one adds one edge (z1,z2) to Xi x XR. Then to secure the 
above-stated property one has to remove from X;, x X, all (at most 12) edges 
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connected with all (at most 4) vertices adjacent to z1 and z2 .) Let Xi = {x,, , . . . , x,,,,,) 
and Xi = {x,~, . . . . xvbln,}. Thus, we can write 
b(n) 
f,(i,j) = A (x,, v x,,) A.Z(i,j) Af,‘(i,j), 
k=l 
for some conjuction of elementary disjunctionsi(i, j). Now, we describe the construc- 
tion of the fooling set S(nx, fn) for l7x and fn as a subset of (0, l}” in the following 
stages: 
(1) Choose four variables y,,y,, y,,y, from X such that y, = y2 = y3 = y, = 0 
implies f,(k, 1) = 0 for each (k, I) # (i,j), k, 1 E { 1,2,3}, k < 1 and y, = ... = y4 = 0 
does not implyf,(i, j) = 0. Fix the zero values of y,, y,, y3, y, in all words in S(n,,,fn). 
(2) Fix the value 1 for all variables in X’ = X - (X’, u Xx u { y, , . . . , y4}). 
(3) The variables in Xi u Xx may have both values 0 and 1 with the following 
restrictions: For all k E { 1, . . . ,b(n)} if x,, = l(0) then x,, O(1). 
Now let us show that S(n,,fn) is a fooling set for ZIx andf,. Stage (1) ensures that 
f,(a) =fn(i, j)(u) for all a E S(flx,f,). Stage (2) secures that fd(i,j)(u) = 1 and 
%(&j)(a) = 1 for all a E S(flx,f,) which implies 
b(n) 
f,(a) = A (a,, v uVJ for each a = al . . . a, E S(JI,,f,) 
k=l 
From this fact and stage (3) we have that for all distinct a, b E S(U,,f,) either 
b(n) 
1 =f,(a) zf,(~,‘(~&,~), n&R))) = A (a,, v b,,) = 0 
or 
k=l 
b(n) 
1 =f,(a) #A&‘,‘(~,(b, L)> n&R))) = k/J,r (b,, v avr) = 0, 
i.e. S(nx,f,) is a fooling set. 
Now let us estimate the cardinality of S(nx,f,). Since b(n) 2 c .Ln/31/78 we have 
Is(n,,f”)l 3 2@.Ln/3J’8)-4. 
Thus we have constructed a sequence F = { fn}p= 1 of Boolean functions with the 
information content I( fn) E 0(n). 
3. Upper bound 
In this section we show that the combinational complexity of the function sequence 
F constructed in the previous section is linear. 
Boolean circuits are considered as the usual Boolean circuits model [30] whose 
gates have fan-in bounded by 2 and an unbounded fan-out. The gates can realize any 
Boolean function of two variables. The combinational complexity C of Boolean circuits 
is taken here as the number of gates and input vertices. Usually the input vertices are 
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not included but this + n factor is negligible for our asymptotical considerations. For 
any Boolean circuit B we shall denote by C(B) the combinational complexity of B. 
Since the number of vertices in G, is n and the degree of G, is bounded by 3 we have 
that the number of edges in G, is at most 3n/2. Thus, the functionf, expressed as the 
formulaf,(l,2) vfn(l,3) vfn(2,3) has a linear size (i.e. it contains at most a linear 
number of symbols). Obviously, there is a Boolean circuit with a linear number of 
gates realizingf,. We note that the fan-out of all gates is bounded by 2 and that the 
depth of this circuit is logarithmic (note, that if we use unbounded fan-in circuits then 
the depth is only three). The result of Section 4 also claims that this circuit does not 
have any sublinear separator. 
4. Lower bound 
To formulate our lower bound for F we need first to make precise the meaning of 
the notion “separator” used in this paper. 
Definition 4.1. Let G be a graph having n > 2 vertices, and let g : N + N be a function. 
We say that G has a g-separator if there are g(n) vertices in G such that their deletion 
divides G into two components Gi and G2 with the following two properties: 
(a) for i = 1,2, the number of vertices in Gi is at most n/2, 
(b) for i = 1,2, Gi either consists of one node or Gi has a g-separator. 
If the graph G corresponds to a Boolean circuit B we say also that the circuit B has 
a g-separator. 
In this section we shall prove the following result. 
Theorem 4.2. Let h: N + R be a positive, nondecreasing and unbounded function, 
h(m) < m for all m E N. Let { B,},“= 1 be a sequence of Boolean circuits such that, for each 
n, B, computes fn and B, has a C(B,)/h(C(B,))-separator. Then 
C(B,) E Q(nh(n)). 
Proof (sketch). Since almost all the arguments used to prove this lower bound were 
already presented in Theorem 2.3 in [lo], we give only the outline here. 
Let, for any n E N, B, be a circuit computing fn, and let G, be the graph correspond- 
ing to B,. Let G, = (V,,E,) have m vertices and an m/h(m)-separator. Let m be 
considered as the function of n of the form m(n) = n .r(n) for some function r. Using 
the same algorithm as the algorithm used in Theorem 2.3 in [lo] one can divide G, 
into two components G’ = ( V’, E’) and G2 = ( V2, E’) such that 
(i) G’ contains at least j-n/3 J input vertices of B, for i = 1,2. 
(ii) The number of removed nodes is at most 
z(m) d rn. 1 (2’h(m/2’))-‘. 
i=O 
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(Note, that the dividing procedure from [lo] halves the component of G with the 
maximal number of input vertices while there exists a component at least 2. [n/3 1 
input vertices. Obviously, this procedure consists of at most log, r(n) + 1 steps 
because m(n)/2’“gZ r(n)+ 1 = n. r(n)/2r(n) = n/2 and no component of at most n/2 nodes 
can involve more than n/2 input nodes.) 
Obviously, each vertex of B, has at most two input edges and some number of 
output edges, where each transfers exactly one Boolean value during the whole 
computation on an input, and all output edges of the same vertex transfer the same 
value. So, to remove z(m) nodes with their adjacent edges corresponds to the flow of at 
most 3. z(m) bits between G’ and G2. Thus, 3z(m) 3 I( fn) > bn (for the formal proof of 
the first unequality see [lo]) for some constant b and all n 3 no for some constant no. 
We bound z(m) as follows 
log2 r(n) 2nr(n) 
z(m) < m.(h(m/2’“g’r(n)))-1~ 1 2-’ < 2.m.(h(m/(r(n)))p1 = __ 
i=O 0) . 
Since z(m) E Q(n) we obtain r(n) E Q(h(n)) which completes the proof. 0 
Theorem 4.2 improves the result of [lo] for separators close to linear functions. In 
[lo] the nonlinear lower bounds for Boolean functions with linear information 
content have been obtained for separators in O(m/log m) only. On the other hand the 
lower bounds of [lo] work for unbounded fan-in circuits too, and HromkoviC [lo] 
gives an Q(n”“) lower bound for the separators in O(ma) (e.g. Cl(n2) for planar circuits). 
Theorem 4.2 directly provides the lower bound fl(n 1 +a) only for separators in O(m’). 
But one can easily derive the higher lower bound R(n”“) from our proof of Theorem 
4.2 by showing z(m) = O(m’) if the separator is in O(m’). 
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